

# System Architecture

**Peter Cameron** 

## **Outline**





- Constraints
- The RHIC Single Plane Architecture
- The LHC Single Plane Architecture
- Two Planes and Coupling Measurement
- The Codec
- Boundaries


### **Constraints**




- Hardware compatibility between RHIC and LHC
  - essentially the same beams, at different frequencies
- Software compatibility between RHIC and LHC
  - common platform VME
  - vXworks (BNL) and lynxOS (CERN)
  - LabVIEW???
- Maintainability, Obsolescense,...
- Manpower keep it simple
- Schedule












- In one chip 2 ADCs / 8 DACs, 24 bit, 96 kS/s
- SNR 105 dB (i.e. some 18 true bits)
- It can work with any sampling frequency (< 96 kS/s)</li>
- Everything controlled through a single bus (a few serial links)
- Some digital filters already inside



**Audio Codec** 

### **Boundaries**



#### CERN

- kicker amplifier, kicker, and pickup
- Direct Diode Detection AFEs
- Digitizer boards
- DAB64 Boards
- VME crate and crate computers for CERN installation

#### LARP

- VME crate and crate computers for LHC test installation at BNL
- gate array programming
- FEC programming
- LabVIEW control program, collaboration on CERN equivalent
- specification and testing of LHC TF Applications software
- testing at RHIC, with and without beam
- commissioning support